original

home page

- signal -

. Articles available online are significantly more highly cited FPGAs and DSPs for Sonar Processing --- Inner Loop Computations - Graham, Nelson (ResearchIndex) A. We compare our results with those obtained using DSPs to highlight a number of FPGA features which make them attractive for signal processing. First, the CORDIC algorithm maps well onto FPGAs, in our case allowing complex arithmetic to be done in either rectangular or polar forms. Second, the ability of FPGAs to support multiple memory ports eliminates memory bottlenecks and allows multiple processing elements to be placed into each FPGA, increasing performance via parallelism. Master's Thesis A Description, Analysis, and Comparison of a Hardware and a Software Implementation of the SPLASH Genetic Algorithm for Optimizing Symmetric Traveling Salesman Problems (3558 K) (gzip-709 K) Paul S. . Specifically, he is involved with developing specialized hardware using FPGAs and other forms of reconfigurable logic for sonar beamforming and digital signal processing. He is also interested in the development of CAD tool support for run-time reconfiguration. Past projects have included implementing genetic algorithms in hardware (SPLASH II and other FPGA-based platforms), evaluating the use of FPGAs for floating-point arithmetic and mathematical image morphology, and studying the applicability of reconfigurable computers to the (C3I Non-Real-Time Parallel benchmarks).

Master's Thesis A Description, Analysis, and Comparison of a Hardware and a Software Implementation of the SPLASH Genetic Algorithm for Optimizing Symmetric Traveling Salesman Problems (3558 K) (gzip-709 K) Paul S. . Specifically, he is involved with developing specialized hardware using FPGAs and other forms of reconfigurable logic for sonar beamforming and digital signal processing. He is also interested in the development of CAD tool support for run-time reconfiguration. Past projects have included implementing genetic algorithms in hardware (SPLASH II and other FPGA-based platforms), evaluating the use of FPGAs for floating-point arithmetic and mathematical image morphology, and studying the applicability of reconfigurable computers to the (C3I Non-Real-Time Parallel benchmarks).

Master's Thesis A Description, Analysis, and Comparison of a Hardware and a Software Implementation of the SPLASH Genetic Algorithm for Optimizing Symmetric Traveling Salesman Problems (3558 K) (gzip-709 K) Paul S. . Specifically, he is involved with developing specialized hardware using FPGAs and other forms of reconfigurable logic for sonar beamforming and digital signal processing. He is also interested in the development of CAD tool support for run-time reconfiguration. Past projects have included implementing genetic algorithms in hardware (SPLASH II and other FPGA-based platforms), evaluating the use of FPGAs for floating-point arithmetic and mathematical image morphology, and studying the applicability of reconfigurable computers to the (C3I Non-Real-Time Parallel benchmarks).
also look at: http://www3.tolkienonline.com/docs/2882.html

.