|
|
|
|
This is a 6-T (six transistor) SRAM cell, implemented in the ami05 process,
at absolute minimum size. The width, for overall chip design, should
actually be increased by 10% however, to allow better design of some of
the previous circuitry. It is designed to tile into a full array, as shown
in the next picture.
|
|
