Na pane katw ta farmakia re paidia!!!

My Favorite Things About Angelfire

• ZHTW
• H
• ELLADA

My Favorite Web sites

Angelfire Home Pages
Free Web Building Help
Angelfire HTML Library
htmlGEAR - free polls, guestbooks, and more!
rebetico.mp3
mitropanos.mp3 Feminismos.mp3

Thank you for visiting my page at Angelfire. Please come back and visit again! Tragoudia gia na pane kato ta farmakia

klasiko zeimpekiko ... to vouno.....                                                                                       Andreas J. Panageas 139 Main st Morris NY 13808 607 263-5131 EXPERTISE:      *Analog and Digital Circuit Design from requirement through Manufacturing *Power Supplies                                       *System Integration and Self-Test         *Software Coding                   *Testing and Documentation.TRD DFDD EXPERIENCE: MILTON SUNSTRAND 2005 to present Design anHAd Test Engineer. F119 -PW-100 ENGINE control for the F-35. Work on the design and test of the ASIC requirements for the IIO11 FPGA that is used on the analog side of the EE138-90 analog communications board. The older gate-array was obsolete and the new FPGA will act as design verification for the new equivalent synchronous VHDL. Once was verified the VHDL was used to to create a new gate-array (ASIC) that was pin-to-pin compatible with the original II011 gate-array. Wrote procedures to test the requirements of the SI119-3 gate array for the FADEC program The SIl19-3 gate array was designed for the EEC138 FADEC program. The gate array interfaces with a 68040 processor. The gate array provides one loss of clock detector, three real time programmable timers, one UART, three high speed Manchester receivers and transmitters, EEPROM write protection circuit, programmable watchdog, programmable fault counter (for loss of clock or watchdog errors), prioritized interrupt controller, parity detector and generator, input and output discrete, a falling edge F/D, Nl over speed solenoid control, and a MIL_STD_1553 remote terminal interface. LOCKHEED MARTIN MISSILES & SPACE      2001 to 2005 Electrical Ground Support Equipment &Systems Engineer *Responsible for writing TRD (Test Requirement Documentation), also DFDD (Detail Function Design Documentation) for the A2100 Spacecraft Checkout Stations for the NIMIQ and the NEWSKIES-6 spacecraft. *Troubleshoot the integrated system to verify the control capability and communications paths for the Work Station Display Software to station equipment.   *Performed test verifications for the Satellite Power Control, RPS Control, BHCA and TTCA Control, SAS Control, Payload Power Supply, and Slip Ring Telemetry Tester. *Provide Instrument Systems Engineering  Develop ICDOs, provide oversight of the instruments design. LOCKHEED MARTIN ASTRO SPACE                    1991 to 2001 Design Engineer *Provide technical assistance for all the electronic interfaces in 2 TIROS spacecraft Launch & Ground Support Equipment (LGSE) stations and 1 DMSP LGSE. This includes computer interface boards with the communications and control functions, and telemetry receiver AGC interfaces with the new fiber optic systems being employed by the TIROS/DMSP programs in California. Perform design and debugging modifications as needed to maintain the systems performance. *For the TIROS vehicle anomaly investigations with the commanding subsystem, assist the systems Engineers to analyze the Command Generator design in the LSGE and to understand the methods to set up test and experiments to analyze the spacecraft response. *DMSP program. Perform the design integration for the Northrop Grumman Timing Control Processor, which is the test interface with the Spacecraft. Supervise electronics and video fiber optics development station where the digital video converters are being built for the final design. Ground Support Engineer *Completed the design and integration of the TIROS LSE equipment. The rack is the power and system for the TIROS K, L, M series spacecraft (a weather satellite for NOAA) used at the launch Site to power the spacecraft and monitor critical measurements prior to launch. The system utilizes a dynaload that will shunt out unneeded current while maintaining a regulated bus voltage.  This required loop stability and feedback analysis to prevent system oscillations. The rack interfaces with a TITAN II launch vehicle. *Integrated and tested the DMSP XAGE8 test station. *Completed the engineering debug of two (2) Ordnance Device Simulators (ODS) for the chassis that Simulate the firing order for the TIROS spacecraft pyro devices and wrote the TRD and DFDD *Coordinated the design debug effort for the Power Control and Monitor Chassis PCMC.   *Provided technical support for the build debug checkout and integration of the Ground Support Equipment related to the Earth Observation System (EOS). *Designed the TTCA Adapter Box for the ASIASAT program. Tested and debugged the Control Panel, STIB (Spacecraft Test Interface Millimeter Box). RF Test Engineer *Developed software to support automated testing of 7000 Command Receivers (CMR). The software was designed to operate on an IBM PC equipped with National Instrument’s GPIB card. Integration with Hewlett Packard and other manufacturer’s GPIB instruments (sweep generators, spectrum and network analyzers, function generators, power supplies, digital multimeters, and power meters). The program was capable of supporting all functions of the instruments without operator’s intervention. Analog data for the unit under test was read directly from the instrumentation. Languages used were MatLab/MathCad, and Microsoft Quick Basic version 4.5 using drivers and NI-488 software for the GPIB card. The software provided calibration and setup measurements, supply voltage and current, power consumption input match, local oscillator frequency, bandwidth, transfer frequency response, sensitivity for 10 dB noise quieting, capture range, spurious response. Digital/Analog Design Engineer. *Debug and maintain various Test Equipment for Telstar 4. Defense Meteorological Space Program and Global Geospace Science, such as PJU Command and Attitude Processor, Pyro/Thruster, IMU, SSM, BCC/BDC etc. *Design the Station Control Panel for the 7000 series. *Digital and analog circuit design for the propulsion module electronics on the EOS program. Documented design for PDR data package and viewgraphs, using MENTOR, INTERLEAF and MatLab/MathCad. ACOM CO.                              1991 Analog Design Engineer *Analyzed and designed analog circuitry in medical equipment, using instrumentation amplifiers, controlled by a Z80 8-bit microprocessor. *Tested and debugged the medical equipment’s system, used to measure skin resistance. BENDIX AEROSPACE                       1977-1991 Staff Design Engineer     *Design of a stimuli Card and impedance Units for Panel Control and Display Antenna LVPS, for the F-15 AIS Station. *Designed, coded, tested, documented software and hardware for use on flight control -assemblies. *Designed the power supply and feedback for the DTP Controller, which is a single-board Computer based on Intel’s 8086 with 256k DRAM, 128K of EPROM and an I/O interface using VIM programmable drivers and receivers. *Designed the Power Supply for the DTP controller. *Coded software routines in C for module test. The software controlled buss stimulus and response, i.e. signal generators response analyzer, programmable oscilloscopes, power supplies *Designed and debugged Intel’s 80186-based test equipment hardware and software used to check out a flight Data Acquisition Unit. Designed interface controller, which checked, peripheral signals for valid data, performed BIT diagnostics. Checked out software and hardware on INTEL MDS using ICE-86. *Designed and implemented the control section has the Agile EWRF Stimulus Generator and the control section of the Microwave/ Wave Switching Interface. *Participated in the debugging and system integration of the MATE/A-10 program video display generator. *Designed the composite video and raster memory cards for the MATE/A-10 video display generator. *Participated in a project that used the Bendix 9070 module tester. Designed an IEEE-488 interface card plug-in memory card containing firmware, and a C-MOS pin electronics card. *Designed and coded a bit slice microprocessor to interface with a flight control computer and pilot input console via data link. The microprocessor performed self-test functions and received, checked, stored and displayed speed, heading and altitude data. Developed BIOS subroutines using the IBM PC. *Responsible for miniaturization and control software of the IF and Microwave drawers used on the F-15 avionics tester. Developed software device drivers using C. *Digital Signal Processing. Wrote Quick Basic code that performs FFT from digitized data and printed display general spectra. *Complied with MIL standards for all hardware design. EDUCATION: M.S.E.E   New Jersey Institute of Technology, 1986 N.T.E   Teacher of Mathematics 1991                            M.E   Fairleigh Dickinson University 1976                            B.S.E.E   Fairleigh Dickinson University 1973 A.A.S RCA Institutes 1970                            SOFTWARE:   Languages: C++, FORTRAN, BASIC and assemblers. OS: UNIX, MATLAB LabView, MS-DOS, VMS, SUN, APPOLO, INTERLEAF, MENTOR, SPICE, BIOS, FFTs, Device Drivers. INTERESTS: PCs, Amateur Radio. CLEARANCE: secret (1990)    ............... ............... ............... ...............